Sciweavers

2945 search results - page 409 / 589
» Designing and Implementing Malicious Hardware
Sort
View
ISCA
2007
IEEE
198views Hardware» more  ISCA 2007»
16 years 24 days ago
Making the fast case common and the uncommon case simple in unbounded transactional memory
Hardware transactional memory has great potential to simplify the creation of correct and efficient multithreaded programs, allowing programmers to exploit more effectively the s...
Colin Blundell, Joe Devietti, E. Christopher Lewis...
SIGGRAPH
2010
ACM
15 years 11 months ago
The Frankencamera: an experimental platform for computational photography
Although there has been much interest in computational photography within the research and photography communities, progress has been hampered by the lack of a portable, programm...
Andrew Adams, Eino-Ville Talvala, Sung Hee Park, D...
SIGMOD
2009
ACM
157views Database» more  SIGMOD 2009»
16 years 6 months ago
FPGA: what's in it for a database?
While there seems to be a general agreement that next years' systems will include many processing cores, it is often overlooked that these systems will also include an increa...
Jens Teubner, René Müller
CODES
2007
IEEE
16 years 26 days ago
HW/SW co-design for Esterel processing
We present a co-synthesis approach that accelerates reactive software processing by moving the calculation of complex expressions into external combinational hardware. The startin...
Sascha Gädtke, Claus Traulsen, Reinhard von H...
MICRO
2005
IEEE
144views Hardware» more  MICRO 2005»
16 years 3 days ago
A Dynamic Compilation Framework for Controlling Microprocessor Energy and Performance
Dynamic voltage and frequency scaling (DVFS) is an effective technique for controlling microprocessor energy and performance. Existing DVFS techniques are primarily based on hardw...
Qiang Wu, Margaret Martonosi, Douglas W. Clark, Vi...