2945 search results - page 387 / 589 » Designing and Implementing Malicious Hardware |
154
click to vote
ISCA
2003
IEEE
15 years 12 months ago
2003
IEEE
Although adaptive processors can exploit application variability to improve performance or save energy, effectively managing their adaptivity is challenging. To address this probl...
149
click to vote
DATE
2010
IEEE
15 years 11 months ago
2010
IEEE
—Recent developments have shown the possibility of leveraging silicon nanophotonic technologies for chip-scale interconnection fabrics that deliver high bandwidth and power effi...
213
click to vote
ASPDAC
1999
ACM
15 years 11 months ago
1999
ACM
This paper presents a performance-driven I/O pin routing algorithm with special consideration of wire uniformity. First, a topological routing based on min-cost max-flow algorith...
162
click to vote
INFOCOM
1999
IEEE
15 years 10 months ago
1999
IEEE
One of the key design issues for the new generation IP routers is the route lookup mechanism. For each incoming IP packet, the IP routing requires to perform a longest prefix match...
143
click to vote
ISCA
1998
IEEE
15 years 10 months ago
1998
IEEE
For maximum performance, an out-of-order processor must issue load instructions as early as possible, while avoiding memory-order violations with prior store instructions that wri...