Sciweavers

2945 search results - page 386 / 589
» Designing and Implementing Malicious Hardware
Sort
View
LCN
2008
IEEE
16 years 29 days ago
DiCAP: Distributed Packet Capturing architecture for high-speed network links
— IP traffic measurements form the basis of several network management tasks, such as accounting, planning, intrusion detection, and charging. High-speed network links challenge ...
Cristian Morariu, Burkhard Stiller
FPL
2007
Springer
127views Hardware» more  FPL 2007»
16 years 22 days ago
Domain-Specific Hybrid FPGA: Architecture and Floating Point Applications
This paper presents a novel architecture for domain-specific FPGA devices. This architecture can be optimised for both speed and density by exploiting domain-specific informatio...
Chun Hok Ho, Chi Wai Yu, Philip Heng Wai Leong, Wa...
VLSID
2006
IEEE
158views VLSI» more  VLSID 2006»
16 years 17 days ago
Programmable LDPC Decoder Based on the Bubble-Sort Algorithm
Low density parity check (LDPC) codes are one of the most powerful error correcting codes known. Recent research have pointed out their potential for a low cost, low latency hardw...
Rohit Singhal, Gwan S. Choi, Rabi N. Mahapatra
ISPAN
2005
IEEE
16 years 4 days ago
An FPGA-Based Floating-Point Jacobi Iterative Solver
Within the parallel computing domain, field programmable gate arrays (FPGA) are no longer restricted to their traditional role as substitutes for application-specific integrated...
Gerald R. Morris, Viktor K. Prasanna
DATE
2003
IEEE
118views Hardware» more  DATE 2003»
15 years 12 months ago
Transforming Structural Model to Runtime Model of Embedded Software with Real-Time Constraints
The model-based methodology has proven to be effective for fast and low-cost development of embedded software. In the model-based development process, transforming a software stru...
Sharath Kodase, Shige Wang, Kang G. Shin