Sciweavers

2945 search results - page 385 / 589
» Designing and Implementing Malicious Hardware
Sort
View
ICCAD
2006
IEEE
100views Hardware» more  ICCAD 2006»
16 years 3 months ago
Nanowire addressing with randomized-contact decoders
— Methods for assembling crossbars from nanowires (NWs) have been designed and implemented. Methods for controlling individual NWs within a crossbar have also been proposed, but ...
Eric Rachlin, John E. Savage
DATE
2009
IEEE
178views Hardware» more  DATE 2009»
16 years 1 months ago
Correct-by-construction generation of device drivers based on RTL testbenches
Abstract—The generation of device drivers is a very time consuming and error prone activity. All the strategies proposed up to now to simplify this operation require a manual, ev...
Nicola Bombieri, Franco Fummi, Graziano Pravadelli...
SASP
2009
IEEE
222views Hardware» more  SASP 2009»
16 years 1 months ago
A memory optimization technique for software-managed scratchpad memory in GPUs
—With the appearance of massively parallel and inexpensive platforms such as the G80 generation of NVIDIA GPUs, more real-life applications will be designed or ported to these pl...
Maryam Moazeni, Alex A. T. Bui, Majid Sarrafzadeh
DATE
2008
IEEE
157views Hardware» more  DATE 2008»
16 years 1 months ago
Logical Reliability of Interacting Real-Time Tasks
We propose the notion of logical reliability for real-time program tasks that interact through periodically updated program variables. We describe a reliability analysis that chec...
Krishnendu Chatterjee, Arkadeb Ghosal, Thomas A. H...
ISCA
2008
IEEE
105views Hardware» more  ISCA 2008»
16 years 29 days ago
Intra-disk Parallelism: An Idea Whose Time Has Come
Server storage systems use a large number of disks to achieve high performance, thereby consuming a significant amount of power. In this paper, we propose to significantly reduc...
Sriram Sankar, Sudhanva Gurumurthi, Mircea R. Stan