Sciweavers

2945 search results - page 367 / 589
» Designing and Implementing Malicious Hardware
Sort
View
JSAC
2010
77views more  JSAC 2010»
15 years 5 months ago
MMS: An autonomic network-layer foundation for network management
Abstract—Networks cannot be managed without communication among geographically distributed network devices and control agents. Unfortunately, computer networks today lack an auto...
Hemant Gogineni, Albert G. Greenberg, David A. Mal...
ICASSP
2011
IEEE
14 years 10 months ago
Improving the performance of DSP systems for MIMO processing
While the research into MIMO communications algorithms have reached levels of development that show important wireless systems performance improvements, the development of DSP sys...
Nathaniel Horner, Andres Kwasinski, Antonio Mondra...
ISPD
2005
ACM
188views Hardware» more  ISPD 2005»
16 years 5 days ago
A semi-persistent clustering technique for VLSI circuit placement
Placement is a critical component of today's physical synthesis flow with tremendous impact on the final performance of VLSI designs. However, it accounts for a significant p...
Charles J. Alpert, Andrew B. Kahng, Gi-Joon Nam, S...
ICCAD
2004
IEEE
155views Hardware» more  ICCAD 2004»
16 years 3 months ago
A flexibility aware budgeting for hierarchical flow timing closure
—In this paper, we present a new block budgeting algorithm which speeds up timing closure in timing driven hierarchical flows. After a brief description of the addressed flow, ...
Olivier Omedes, Michel Robert, Mohammed Ramdani
CODES
2005
IEEE
16 years 7 days ago
High-level synthesis for large bit-width multipliers on FPGAs: a case study
In this paper, we present the analysis, design and implementation of an estimator to realize large bit width unsigned integer multiplier units. Larger multiplier units are require...
Gang Quan, James P. Davis, Siddhaveerasharan Devar...