2945 search results - page 352 / 589 » Designing and Implementing Malicious Hardware |
149
click to vote
ISCAS
2003
IEEE
15 years 12 months ago
2003
IEEE
—This paper presents high-speed parallel Reed–Solomon (RS) (255,239) decoder architecture using modified Euclidean algorithm for the high-speed multigigabit-per-second fiber op...
165
Voted
ISWC
2002
IEEE
15 years 11 months ago
2002
IEEE
We propose to use wearable computers and sensor systems to generate personal contextual annotations in audio visual recordings of meetings. In this paper we argue that such annota...
173
click to vote
FCCM
2004
IEEE
15 years 10 months ago
2004
IEEE
We present a prototype design of the MOLEN polymorphic processor, a CCM based on the co-processor architectural paradigm. The Xilinx Virtex II Pro technology is used as a prototyp...
154
click to vote
ESA
2006
Springer
15 years 10 months ago
2006
Springer
We consider an optimization problem arising in the design of controllers for OLED displays. Our objective is to minimize amplitude of the electrical current through the diodes whic...
182
click to vote
IJHPCA
2007
15 years 6 months ago
2007
This paper presents a design and implementation of a system that leverages interactive scripting environment to the needs of scientific computing. The system allows seamless tran...