Sciweavers

2945 search results - page 350 / 589
» Designing and Implementing Malicious Hardware
Sort
View
EUROMICRO
2007
IEEE
16 years 1 months ago
Using Model Differencing for Architecture-level Regression Testing
Regression testing can be systematically applied at the software architecture level in order to reduce the cost of retesting modified systems, and also to assess the regression t...
Henry Muccini
CAV
2007
Springer
129views Hardware» more  CAV 2007»
16 years 25 days ago
BAT: The Bit-Level Analysis Tool
Abstract. While effective methods for bit-level verification of low-level properties exist, system-level properties that entail reasoning about a significant part of the design p...
Panagiotis Manolios, Sudarshan K. Srinivasan, Daro...
SPIN
2007
Springer
16 years 23 days ago
Scalable Multi-core LTL Model-Checking
Recent development in computer hardware has brought more wide-spread emergence of shared-memory, multi-core systems. These architectures offer opportunities to speed up various ta...
Jiri Barnat, Lubos Brim, Petr Rockai
ISCAS
2006
IEEE
154views Hardware» more  ISCAS 2006»
16 years 20 days ago
FleXilicon: a reconfigurable architecture for multimedia and wireless communications
— This paper proposes a new reconfigurable architecture for multi-media and wireless communications. The proposed architecture addresses three critical design issues with the loo...
Jong-Suk Lee, Dong Sam Ha
ISCAS
2006
IEEE
93views Hardware» more  ISCAS 2006»
16 years 20 days ago
Phase-tracking loop based on delta-sigma oversampling architecture
Abstract— This paper presents a new oversampling architecture for implementing phase-tracking loop that is commonly utilized for position sensors such that synchro, resolver, and...
Yuichiro Orino, Minoru Kuribayashi Kurosawa, Takas...