Sciweavers

2945 search results - page 344 / 589
» Designing and Implementing Malicious Hardware
Sort
View
TC
2010
15 years 1 months ago
Faster Interleaved Modular Multiplication Based on Barrett and Montgomery Reduction Methods
This paper proposes two improved interleaved modular multiplication algorithms based on Barrett and Montgomery modular reduction. The algorithms are simple and especially suitable ...
Miroslav Knezevic, Frederik Vercauteren, Ingrid Ve...
ICCD
2007
IEEE
140views Hardware» more  ICCD 2007»
15 years 10 months ago
Continual hashing for efficient fine-grain state inconsistency detection
Transaction-level modeling (TLM) allows a designer to save functional verification effort during the modular refinement of an SoC by reusing the prior implementation of a module a...
Jae W. Lee, Myron King, Krste Asanovic
CAV
2012
Springer
241views Hardware» more  CAV 2012»
13 years 9 months ago
Bma: Visual Tool for Modeling and Analyzing Biological Networks
Abstract. BioModel Analyzer (bma) is a tool for modeling and analyzing biological networks. Designed with a lightweight graphical user interface, the tool facilitates usage for bio...
David Benque, Sam Bourton, Caitlin Cockerton, Byro...
OSDI
2002
ACM
16 years 7 months ago
Scale and Performance in the Denali Isolation Kernel
This paper describes the Denali isolation kernel, an operating system architecture that safely multiplexes a large number of untrusted Internet services on shared hardware. Denali...
Andrew Whitaker, Marianne Shaw, Steven D. Gribble
ICCAD
2003
IEEE
190views Hardware» more  ICCAD 2003»
16 years 3 months ago
IDAP: A Tool for High Level Power Estimation of Custom Array Structures
—While array structures are a significant source of power dissipation, there is a lack of accurate high-level power estimators that account for varying array circuit implementat...
Mahesh Mamidipaka, Kamal S. Khouri, Nikil D. Dutt,...