Sciweavers

2945 search results - page 340 / 589
» Designing and Implementing Malicious Hardware
Sort
View
ISCAS
2002
IEEE
195views Hardware» more  ISCAS 2002»
15 years 11 months ago
A low-power, low-noise CMOS amplifier for neural recording applications
There is a need among scientists and clinicians for lownoise, low-power biosignal amplifiers capable of amplifying signals in the mHz to kHz range while rejecting large dc offsets...
Reid R. Harrison
169
Voted
ISQED
2002
IEEE
105views Hardware» more  ISQED 2002»
15 years 11 months ago
Impact Analysis of Process Variability on Clock Skew
This paper presents a methodology for the statistical analysis of clock tree structures. It allows to accurately predict and analyze the impact of process variation on clock skew....
Enrico Malavasi, Stefano Zanella, Min Cao, Julian ...
FPL
2009
Springer
129views Hardware» more  FPL 2009»
15 years 11 months ago
Self-organizing multi-cue fusion for FPGA-based embedded imaging
Self-organization is a natural concept that helps complex systems to adapt themselves autonomically to their environment. In this paper, we present a self-organizing framework for...
Stefan Wildermann, Gregor Walla, Tobias Ziermann, ...
187
Voted
FPL
2001
Springer
107views Hardware» more  FPL 2001»
15 years 11 months ago
Gambit: A Tool for the Simultaneous Placement and Detailed Routing of Gate-Arrays
In this paper we present a new method of integrating the placement and routing stages in the physical design of channel-based architectures, and present the first implementation o...
John Karro, James P. Cohoon
DATE
2000
IEEE
121views Hardware» more  DATE 2000»
15 years 11 months ago
Functional Test Generation for Full Scan Circuits
We study the effectiveness of functional tests for full scan circuits. Functional tests are important for design validation, and they potentially have a high defect coverage indep...
Irith Pomeranz, Sudhakar M. Reddy