Sciweavers

2945 search results - page 338 / 589
» Designing and Implementing Malicious Hardware
Sort
View
161
Voted
DATE
2005
IEEE
112views Hardware» more  DATE 2005»
16 years 8 days ago
TDMA Time Slot and Turn Optimization with Evolutionary Search Techniques
In this paper we present arithmetic real-coded variation operators tailored for time slot and turn optimization on TDMA-scheduled resources with evolutionary algorithms. Our opera...
Arne Hamann, Rolf Ernst
FPT
2005
IEEE
134views Hardware» more  FPT 2005»
16 years 8 days ago
Post-Silicon Debug Using Programmable Logic Cores
Producing a functionally correct integrated circuit is becoming increasingly difficult. No matter how careful a designer is, there will always be integrated circuits that are fabr...
Bradley R. Quinton, Steven J. E. Wilton
ICCAD
2003
IEEE
135views Hardware» more  ICCAD 2003»
15 years 12 months ago
ATPG for Noise-Induced Switch Failures in Domino Logic
Domino circuits have been used in most modern high-performance microprocessor designs because of their high speed, low transistor-count and hazard-free operation. However, with te...
Rahul Kundu, R. D. (Shawn) Blanton
ISMVL
2003
IEEE
111views Hardware» more  ISMVL 2003»
15 years 12 months ago
Modeling Multi-Valued Circuits in SystemC
The complexity of todays hardware systems steadily increases. Due to this fact new ways of efficiently describing systems are investigated. A very promising approach in this area...
Daniel Große, Görschwin Fey, Rolf Drech...
ITC
2003
IEEE
163views Hardware» more  ITC 2003»
15 years 12 months ago
Novel Transient Fault Hardened Static Latch
In this paper we analyze the effects of transient faults (TFs) affecting the internal nodes of conventional latch structures and we propose a new latch design which allows to tole...
Martin Omaña, Daniele Rossi, Cecilia Metra