Sciweavers

2945 search results - page 337 / 589
» Designing and Implementing Malicious Hardware
Sort
View
131
Voted
DSD
2007
IEEE
114views Hardware» more  DSD 2007»
16 years 1 months ago
General Digit-Serial Normal Basis Multiplier with Distributed Overlap
We present the architecture of digit-serial normal basis multiplier over GF(2m ). The multiplier was derived from the multiplier of Agnew et al. Proposed multiplier is scalable by...
Martin Novotný, Jan Schmidt
ETS
2007
IEEE
109views Hardware» more  ETS 2007»
16 years 1 months ago
Test Configurations for Diagnosing Faulty Links in NoC Switches
The paper proposes a new concept of diagnosing faulty links in Network-on-a-Chip (NoC) designs. The method is based on functional fault models and it implements packet address dri...
Jaan Raik, Raimund Ubar, Vineeth Govind
ISCAS
2007
IEEE
122views Hardware» more  ISCAS 2007»
16 years 29 days ago
Neuromimetic ICs with analog cores: an alternative for simulating spiking neural networks
- This paper aims at discussing the implementation of simulation systems for SNN based on analog computation cores (neuromimetic ICs). Such systems are an alternative to completely...
Sylvie Renaud, Jean Tomas, Yannick Bornat, Adel Da...
FPL
2007
Springer
78views Hardware» more  FPL 2007»
16 years 25 days ago
Dynamic Cache Switching in Reconfigurable Embedded Systems
The idea of changing cache attributes to suit an application has been explored for single programs. As the popularity of reconfigurable softcore systems grows and these systems in...
John Shield, Peter Sutton, Philip Machanick
VALUETOOLS
2006
ACM
236views Hardware» more  VALUETOOLS 2006»
16 years 18 days ago
The DISCO network calculator: a toolbox for worst case analysis
In this paper we describe the design, implementation, and analytical background of the DISCO Network Calculator. The DISCO Network Calculator is an open-source toolbox written in ...
Jens B. Schmitt, Frank A. Zdarsky