Sciweavers

2945 search results - page 333 / 589
» Designing and Implementing Malicious Hardware
Sort
View
DAC
1992
ACM
15 years 10 months ago
Synthesis from Production-Based Specifications
This paper describes a model for, and an implementation of, production-based synthesis of hardware description language (HDL) code in which the overall structure of the resultant ...
Andrew Seawright, Forrest Brewer
FPL
2008
Springer
107views Hardware» more  FPL 2008»
15 years 8 months ago
Scalable high-throughput SRAM-based architecture for IP-lookup using FPGA
Most high-speed Internet Protocol (IP) lookup implementations use tree traversal and pipelining. However, this approach results in inefficient memory utilization. Due to available...
Hoang Le, Weirong Jiang, Viktor K. Prasanna
IJPP
2008
148views more  IJPP 2008»
15 years 6 months ago
Analysis and Optimisation of Hierarchically Scheduled Multiprocessor Embedded Systems
We present an approach to the analysis and optimisation of heterogeneous multiprocessor embedded systems. The systems are heterogeneous not only in terms of hardware components, b...
Traian Pop, Paul Pop, Petru Eles, Zebo Peng
ASPDAC
2010
ACM
143views Hardware» more  ASPDAC 2010»
15 years 4 months ago
A low latency wormhole router for asynchronous on-chip networks
Asynchronous on-chip networks are power efficient and tolerant to process variation but they are slower than synchronous on-chip networks. A low latency asynchronous wormhole route...
Wei Song, Doug Edwards
IACR
2011
192views more  IACR 2011»
14 years 6 months ago
The Hummingbird-2 Lightweight Authenticated Encryption Algorithm
Hummingbird-2 is an encryption algorithm with a 128-bit secret key and a 64-bit initialization vector. Hummingbird-2 optionally produces an authentication tag for each message proc...
Daniel Engels, Markku-Juhani O. Saarinen, Peter Sc...