2945 search results - page 330 / 589 » Designing and Implementing Malicious Hardware |
150
click to vote
ICCS
2001
Springer
15 years 11 months ago
2001
Springer
Abstract. Current development processes for parallel software often fail to deliver portable software. This is because these processes usually require a tedious tuning phase to del...
155
Voted
HPCA
1997
IEEE
15 years 11 months ago
1997
IEEE
In this paper we explore software-managed address translation. The purpose of the study is to specify the memory management design for a high clock-rate PowerPC implementation in ...
152
click to vote
ISCA
2008
IEEE
16 years 1 months ago
2008
IEEE
Multicore processors have emerged as a powerful platform on which to efficiently exploit thread-level parallelism (TLP). However, due to Amdahl’s Law, such designs will be incr...
195
click to vote
DAC
2005
ACM
15 years 8 months ago
2005
ACM
With 90nm CMOS in production and 65nm testing in progress, power has been pushed to the forefront of design metrics. This paper will outline practical techniques that are used to ...
199
click to vote
DAC
2011
ACM
14 years 6 months ago
2011
ACM
In the era of deep sub-wavelength lithography for nanometer VLSI designs, manufacturability and yield issues are critical and need to be addressed during the key physical design i...