Sciweavers

2945 search results - page 329 / 589
» Designing and Implementing Malicious Hardware
Sort
View
FSE
2007
Springer
136views Cryptology» more  FSE 2007»
16 years 25 days ago
New Lightweight DES Variants
In this paper we propose a new block cipher, DESL (DES Lightweight), which is based on the classical DES (Data Encryption Standard) design, but unlike DES it uses a single S-box re...
Gregor Leander, Christof Paar, Axel Poschmann, Kai...
SAMOS
2007
Springer
16 years 24 days ago
High-Bandwidth Address Generation Unit
In this paper we describe an efficient data fetch circuitry for retrieving several operands from a n-bank interleaved memory system in a single machine cycle. The proposed address ...
Humberto Calderon, Carlo Galuzzi, Georgi Gaydadjie...
ASPDAC
2005
ACM
81views Hardware» more  ASPDAC 2005»
16 years 7 days ago
System-level communication modeling for network-on-chip synthesis
— As we are entering the network-on-chip era and system communication is becoming a dominating factor, comon abstraction and synthesis are becoming the integral part of system de...
Andreas Gerstlauer, Dongwan Shin, Rainer Döme...
FPL
2005
Springer
130views Hardware» more  FPL 2005»
16 years 6 days ago
Communication Synthesis in a multiprocessor environment
At Leiden University, we are developing a design methodology that allows for fast mapping of nested-loop applications (e.g. DSP, Imaging, or MultiMedia) written in a subset of Matl...
Claudiu Zissulescu, Bart Kienhuis, Ed F. Depretter...
ICCAD
2002
IEEE
89views Hardware» more  ICCAD 2002»
15 years 11 months ago
Free space management for cut-based placement
IP blocks and large macro cells are increasingly prevalent in physical design, actually causing an increase in the available free space for the dust logic. We observe that top-dow...
Charles J. Alpert, Gi-Joon Nam, Paul Villarrubia