Sciweavers

2945 search results - page 325 / 589
» Designing and Implementing Malicious Hardware
Sort
View
161
Voted
CODES
2007
IEEE
16 years 1 months ago
Embedded software development on top of transaction-level models
Early embedded SW development with transaction-level models has been broadly promoted to improve SoC design productivity. But the proposed APIs only provide low-level read/write o...
Wolfgang Klingauf, Robert Günzel, Christian S...
FPL
2007
Springer
94views Hardware» more  FPL 2007»
16 years 25 days ago
An OCM based shared Memory controller for Virtex 4
In this paper, we present a shared instruction and data memory controller for the On-Chip Memory (OCM) bus of the PowerPC embedded in the Virtex-4 chip. The traditional design of ...
Bas Breijer, Filipa Duarte, Stephan Wong
FCCM
2005
IEEE
115views VLSI» more  FCCM 2005»
16 years 9 days ago
FIFO Communication Models in Operating Systems for Reconfigurable Computing
Increasing demands upon embedded systems for higher level services like networking, user interfaces and file system management, are driving growth in fully-featured operating syst...
John A. Williams, Neil W. Bergmann, X. Xie
ACSAC
2003
IEEE
15 years 12 months ago
Poly2 Paradigm: A Secure Network Service Architecture
General-purpose operating systems provide a rich computing environment both to the user and the attacker. The declining cost of hardware and the growing security concerns of softw...
Eric Bryant, James P. Early, Rajeev Gopalakrishna,...
DATE
2002
IEEE
94views Hardware» more  DATE 2002»
15 years 11 months ago
FACTOR: A Hierarchical Methodology for Functional Test Generation and Testability Analysis
This paper develops an improved approach for hierarchical functional test generation for complex chips. In order to deal with the increasing complexity of functional test generati...
Vivekananda M. Vedula, Jacob A. Abraham