Sciweavers

2945 search results - page 318 / 589
» Designing and Implementing Malicious Hardware
Sort
View
DSRT
2002
IEEE
15 years 11 months ago
Nautilus - The Environment for Training and Testing
The paper describes an experimental web-based environment for teaching and testing. The application named Nautilus has been developed using Virtual Reality Modeling Language (VRML...
Jiri Chludil, Jiri Zara
AES
2000
Springer
98views Cryptology» more  AES 2000»
15 years 11 months ago
How Well Are High-End DSPs Suited for the AES Algorithms? AES Algorithms on the TMS320C6x DSP
The National Institute of Standards and Technology (NIST) has announced that one of the design criteria for the Advanced Encryption Standard (AES) algorithm was the ability to eï¬...
Thomas J. Wollinger, Min Wang, Jorge Guajardo, Chr...
FCCM
2007
IEEE
485views VLSI» more  FCCM 2007»
15 years 10 months ago
Low-Cost Stereo Vision on an FPGA
We present a low-cost stereo vision implementation suitable for use in autonomous vehicle applications and designed with agricultural applications in mind. This implementation uti...
Chris Murphy, Daniel Lindquist, Ann Marie Rynning,...
VLSISP
2008
132views more  VLSISP 2008»
15 years 6 months ago
Serial and Parallel FPGA-based Variable Block Size Motion Estimation Processors
H.264/AVC is the latest video coding standard adopting variable block size motion estimation (VBS-ME), quarter-pixel accuracy, motion vector prediction and multi-reference frames f...
Brian M. H. Li, Philip Heng Wai Leong
RSP
2003
IEEE
149views Control Systems» more  RSP 2003»
15 years 12 months ago
Rapid Scheduling of Efficient VLSI Architectures for Next-Generation HSDPA
In this paper, an efficient design flow integrating Mentor Graphics Precesion C and HDL designer is derived. In this hybrid prototyping environment, efficient FPGA architectures a...
Yuanbin Guo, Gang Xu, Dennis McCain, Joseph R. Cav...