Sciweavers

2945 search results - page 305 / 589
» Designing and Implementing Malicious Hardware
Sort
View
FPL
2007
Springer
128views Hardware» more  FPL 2007»
16 years 26 days ago
Embedded Programmable Logic Core Enhancements for System Bus Interfaces
Programmable logic cores (PLCs) offer a means of providing post-fabrication re-configurability to a SoC design. Circuits implemented in a PLC will inevitably have lower timing per...
Bradley R. Quinton, Steven J. E. Wilton
174
Voted
FPL
2003
Springer
161views Hardware» more  FPL 2003»
15 years 12 months ago
Laura: Leiden Architecture Research and Exploration Tool
At Leiden Embedded Research Center (LERC), we are building a tool chain called Compaan/Laura that allows us to map fast and efficiently applications written in Matlab onto recon...
Claudiu Zissulescu, Todor Stefanov, Bart Kienhuis,...
IESS
2007
Springer
92views Hardware» more  IESS 2007»
16 years 26 days ago
An Interactive Model Re-Coder for Efficient SoC Specification
To overcome the complexity in System-on-Chip (SoC) design, researchers have developed sophisticated design flows that significantly reduce the development time through automation...
Pramod Chandraiah, Rainer Dömer
DAC
2005
ACM
16 years 7 months ago
Simulation models for side-channel information leaks
Small, embedded integrated circuits (ICs) such as smart cards are vulnerable to so-called side-channel attacks (SCAs). The attacker can gain information by monitoring the power co...
Kris Tiri, Ingrid Verbauwhede
RTSS
2009
IEEE
16 years 1 months ago
Sloth: Threads as Interrupts
—Traditional operating systems differentiate between threads, which are managed by the kernel scheduler, and interrupt handlers, which are scheduled by the hardware. This approac...
Wanja Hofer, Daniel Lohmann, Fabian Scheler, Wolfg...