Sciweavers

2945 search results - page 303 / 589
» Designing and Implementing Malicious Hardware
Sort
View
ICDE
2006
IEEE
204views Database» more  ICDE 2006»
16 years 23 days ago
AutoGlobe: An Automatic Administration Concept for Service-Oriented Database Applications
Future database application systems will be designed as Service Oriented Architectures (SOAs) like SAP’s NetWeaver instead of monolithic software systems such as SAP’s R/3. Th...
Stefan Seltzsam, Daniel Gmach, Stefan Krompass, Al...
IPPS
2003
IEEE
16 years 47 min ago
Leveraging Block Decisions and Aggregation in the ShareStreams QoS Architecture
ShareStreams (Scalable Hardware Architectures for Stream Schedulers) is a canonical architecture for realizing a range of scheduling disciplines. This paper discusses the design c...
Raj Krishnamurthy, Sudhakar Yalamanchili, Karsten ...
MICRO
2000
IEEE
133views Hardware» more  MICRO 2000»
15 years 11 months ago
Compiler controlled value prediction using branch predictor based confidence
Value prediction breaks data dependencies in a program thereby creating instruction level parallelism that can increase program performance. Hardware based value prediction techni...
Eric Larson, Todd M. Austin
DSD
2004
IEEE
129views Hardware» more  DSD 2004»
15 years 10 months ago
Functional Validation of Programmable Architectures
Validation of programmable architectures, consisting of processor cores, coprocessors, and memory subsystems, is one of the major bottlenecks in current Systemon-Chip design metho...
Prabhat Mishra, Nikil D. Dutt
MICRO
2010
IEEE
215views Hardware» more  MICRO 2010»
15 years 5 months ago
A Task-Centric Memory Model for Scalable Accelerator Architectures
This paper presents a task-centric memory model for 1000-core compute accelerators. Visual computing applications are emerging as an important class of workloads that can exploit ...
John H. Kelm, Daniel R. Johnson, Steven S. Lumetta...