Sciweavers

2945 search results - page 299 / 589
» Designing and Implementing Malicious Hardware
Sort
View
ICCAD
1996
IEEE
80views Hardware» more  ICCAD 1996»
15 years 11 months ago
Generalized constraint generation in the presence of non-deterministic parasitics
In a constraint-drivenlayout synthesisenvironment,parasitic constraints are generated and implemented in each phase of the design process to meet a given set of performance specif...
Edoardo Charbon, Paolo Miliozzi, Enrico Malavasi, ...
DAC
1996
ACM
15 years 11 months ago
Constructing Application-Specific Heterogeneous Embedded Architectures from Custom HW/SW Applications
Deep sub-micron processing technologies have enabled the implementation of new application-specificembeddedarchitecturesthat integrate multiple software programmable processors (e...
Steven Vercauteren, Bill Lin, Hugo De Man
ICCD
1994
IEEE
142views Hardware» more  ICCD 1994»
15 years 11 months ago
Grammar-Based Optimization of Synthesis Scenarios
Systems for multi-level logic optimization are usually based on a set of specialized, loosely-related transformations which work on a network representation. The sequence of trans...
Andreas Kuehlmann, Lukas P. P. P. van Ginneken
ISCAS
1994
IEEE
111views Hardware» more  ISCAS 1994»
15 years 10 months ago
Linear Phase Cosine Modulated Maximally Decimated Filter Banks with Perfect Reconstruction
In this paper a new type of maximally decimated FIR cosine modulated filter banks is proposed. Each analysis and synthesis filter in this filter bank has linear phase. We can desig...
Yuan-Pei Lin, P. P. Vaidyanathan
130
Voted
ISCAS
1994
IEEE
66views Hardware» more  ISCAS 1994»
15 years 10 months ago
High Speed FIR-Filter Architectures with Scalable Sample Rates
FIR ( nite impulse response) lters are widely used in digital signal processing. In this paper new architectures for high speed FIR lters with programmable coe cients are presente...
Martin Vaupel, Heinrich Meyr