Sciweavers

2945 search results - page 296 / 589
» Designing and Implementing Malicious Hardware
Sort
View
DATE
2006
IEEE
91views Hardware» more  DATE 2006»
16 years 24 days ago
Virtual prototyping of embedded platforms for wireless and multimedia
Most of the challenges related to the development of multi-processor platforms for complex wireless and multimedia applications fall into the Electronic System Level (ESL) domain....
Tim Kogel, Matthew Braun
DATE
2005
IEEE
118views Hardware» more  DATE 2005»
16 years 10 days ago
Energy- and Performance-Driven NoC Communication Architecture Synthesis Using a Decomposition Approach
In this paper, we present a methodology for customized communication architecture synthesis that matches the communication requirements of the target application. This is an impor...
Ümit Y. Ogras, Radu Marculescu
ISCAS
2005
IEEE
132views Hardware» more  ISCAS 2005»
16 years 9 days ago
N-scroll chaotic attractors from a general jerk circuit
— This paper proposes a novel nonlinear modulating function approach for generating n−scroll chaotic attractors based on a general jerk circuit. The systematic nonlinear modula...
Simin Yu, Jinhu Lu, Henry Leung, Guanrong Chen
DATE
2003
IEEE
130views Hardware» more  DATE 2003»
16 years 20 hour ago
Noise Macromodel for Radio Frequency Integrated Circuits
† Noise performance is a critical analog and RF circuit design constraint, and can impact the selection of the IC system-level architecture. It is therefore imperative that some ...
Yang Xu, Xin Li, Peng Li, Lawrence T. Pileggi
ISCAS
2003
IEEE
93views Hardware» more  ISCAS 2003»
16 years 6 hour ago
A rescheduling and fast pipeline VLSI architecture for lifting-based discrete wavelet transform
In this paper, we propose a fast pipeline VLSI architecture for 1D lifting-based discrete wavelet transform (DWT). This design method merges the filtering steps called the predict...
Bing-Fei Wu, Chung-Fu Lin