Sciweavers

2945 search results - page 292 / 589
» Designing and Implementing Malicious Hardware
Sort
View
ASPDAC
2005
ACM
125views Hardware» more  ASPDAC 2005»
16 years 9 days ago
A formalism for functionality preserving system level transformations
— With the rise in complexity of modern systems, designers are spending a significant time on at the system level of abstraction. This paper introduces Model Algebra, a formalis...
Samar Abdi, Daniel Gajski
280
Voted
TRETS
2010
109views more  TRETS 2010»
15 years 1 months ago
Improving the Robustness of Ring Oscillator TRNGs
A ring oscillator based true-random number generator design (Rings design) was introduced in [1]. The design was rigorously analyzed under a mathematical model and its performance...
Sang-Kyung Yoo, Deniz Karakoyunlu, Berk Birand, Be...
HICSS
2007
IEEE
120views Biometrics» more  HICSS 2007»
16 years 1 months ago
A Model-Based Approach for Platform-Independent Binary Components with Precise Timing and Fine-Grained Concurrency
Fine grained concurrency and accurate timing can be essential for embedded hardware and software systems. These requirements should be reflected in the specification and must be c...
Tim Schattkowsky, Gregor Engels, Alexander Fö...
GLVLSI
2006
IEEE
126views VLSI» more  GLVLSI 2006»
16 years 24 days ago
Hardware/software partitioning of operating systems: a behavioral synthesis approach
In this paper we propose a hardware real time operating system (HW-RTOS) solution that makes use of a dedicated hardware in order to replace the standard support provided by the P...
Sathish Chandra, Francesco Regazzoni, Marcello Laj...
FPL
2009
Springer
161views Hardware» more  FPL 2009»
15 years 11 months ago
A multi-FPGA architecture for stochastic Restricted Boltzmann Machines
Although there are many neural network FPGA architectures, there is no framework for designing large, high-performance neural networks suitable for the real world. In this paper, ...
Daniel L. Ly, Paul Chow