Sciweavers

2945 search results - page 288 / 589
» Designing and Implementing Malicious Hardware
Sort
View
IJVR
2007
202views more  IJVR 2007»
15 years 6 months ago
Full Solid Angle Panoramic Viewing by Depth Image Warping on Field Programmable Gate Array
—To construct 3D virtual scenes from two-dimensional images with depth information, image warping techniques could be used. In this paper, a novel approach of cylindrical depth i...
Xiaoying Li, Baoquan Liu, Enhua Wu
SIGCOMM
2005
ACM
16 years 9 days ago
A DoS-limiting network architecture
We present the design and evaluation of TVA, a network architecture that limits the impact of Denial of Service (DoS) floods from the outset. Our work builds on earlier work on c...
Xiaowei Yang, David Wetherall, Thomas E. Anderson
ICCD
2004
IEEE
119views Hardware» more  ICCD 2004»
16 years 3 months ago
Simultaneous Scheduling, Binding and Layer Assignment for Synthesis of Vertically Integrated 3D Systems
Three dimensional vertically integrated systems allow active devices to be placed on multiple device layers. In recent years, a number of research efforts have addressed physical ...
Madhubanti Mukherjee, Ranga Vemuri
APCCAS
2006
IEEE
233views Hardware» more  APCCAS 2006»
16 years 24 days ago
Jointly Optimized Modulated-Transmitter and Receiver FIR MIMO Filters
— In recent years, several approaches have been proposed aiming the optimal joint design of finite impulse response (FIR) multiple-input multiple-output (MIMO) transmitter and r...
Guilherme Pinto, Paulo S. R. Diniz, Are Hjø...
ISLPED
1995
ACM
96views Hardware» more  ISLPED 1995»
15 years 10 months ago
Towards a high-level power estimation capability
We will present a power estimation technique for digital integrated circuits that operates at the register transfer level RTL. Such a high-level power estimation capability is r...
Farid N. Najm