Sciweavers

2945 search results - page 281 / 589
» Designing and Implementing Malicious Hardware
Sort
View
ISCAS
2006
IEEE
114views Hardware» more  ISCAS 2006»
16 years 23 days ago
System for deposition and characterization of polypyrrole/gold bilayer hinges
— We report on a custom designed system for the deposition and characterization of polypyrrole bilayer actuators. Unlike conventional commercial electrochemical cells and potenti...
Edward Choi, Yingkai Liu, Elisabeth Smela, Andreas...
CONEXT
2006
ACM
16 years 22 days ago
Secure sensor network routing: a clean-slate approach
The deployment of sensor networks in security- and safety-critical environments requires secure communication primitives. In this paper, we design, implement, and evaluate a new s...
Bryan Parno, Mark Luk, Evan Gaustad, Adrian Perrig
GLVLSI
2003
IEEE
195views VLSI» more  GLVLSI 2003»
16 years 1 days ago
A pipelined clock-delayed domino carry-lookahead adder
Clock-delayed (CD) domino is a dynamic logic family developed to provide both inverting and non-inverting logic on single-rail gates. It is self-timed and can be easily pipelined ...
Bhushan A. Shinkre, James E. Stine
MICRO
1999
IEEE
98views Hardware» more  MICRO 1999»
15 years 11 months ago
Instruction Fetch Mechanisms for Multipath Execution Processors
Branch mispredictions can have a major performance impact on high-performance processors. Multipath execution has recently been introduced to help limit the misprediction penaltie...
Artur Klauser, Dirk Grunwald
ICCAD
1998
IEEE
120views Hardware» more  ICCAD 1998»
15 years 11 months ago
Communication synthesis for distributed embedded systems
Designers of distributed embedded systems face many challenges in determining the appropriate tradeoffs to make when defining a system architecture or retargeting an existing desi...
Ross B. Ortega, Gaetano Borriello