Sciweavers

2945 search results - page 278 / 589
» Designing and Implementing Malicious Hardware
Sort
View
VTS
2000
IEEE
103views Hardware» more  VTS 2000»
15 years 11 months ago
Invariance-Based On-Line Test for RTL Controller-Datapath Circuits
We present a low-cost on-line test methodology for RTL controller-datapath pairs, based on the notion of path invariance. The fundamental observation supporting the proposed metho...
Yiorgos Makris, Ismet Bayraktaroglu, Alex Orailogl...
ISCAS
1999
IEEE
87views Hardware» more  ISCAS 1999»
15 years 11 months ago
Instruction level power model of microcontrollers
In the design of low power systems, it is important to analyze and optimize both the hardware and the software component of the system. To evaluate the software component of the s...
C. Chakrabarti, D. Gaitonde
ASAP
2006
IEEE
108views Hardware» more  ASAP 2006»
15 years 10 months ago
New Schemes in Clustered VLIW Processors Applied to Turbo Decoding
State-of-the-art communication standards make extensive use of Turbo codes. The complex and power consuming designs that currently implement the turbo decoder expose the need for ...
Pablo Ituero, Marisa López-Vallejo
FMCAD
2000
Springer
15 years 10 months ago
Model Checking Synchronous Timing Diagrams
Abstract. Model checking is an automated approach to the formal verification of hardware and software. To allow model checking tools to be used by the hardware or software designer...
Nina Amla, E. Allen Emerson, Robert P. Kurshan, Ke...
ATVA
2008
Springer
86views Hardware» more  ATVA 2008»
15 years 8 months ago
NetQi: A Model Checker for Anticipation Game
Abstract. NetQi is a freely available model-checker designed to analyze network incidents such as intrusion. This tool is an implementation of the anticipation game framework, a va...
Elie Bursztein