Sciweavers

2945 search results - page 276 / 589
» Designing and Implementing Malicious Hardware
Sort
View
ICCD
2003
IEEE
143views Hardware» more  ICCD 2003»
16 years 3 months ago
Cost-Effective Graceful Degradation in Speculative Processor Subsystems: The Branch Prediction Case
We analyze the effect of errors in branch predictors, a representative example of speculative processor subsystems, to motivate the necessity for fault tolerance in such subsystem...
Sobeeh Almukhaizim, Thomas Verdel, Yiorgos Makris
ICCAD
2006
IEEE
189views Hardware» more  ICCAD 2006»
16 years 3 months ago
Allocation cost minimization for periodic hard real-time tasks in energy-constrained DVS systems
Energy-efficiency and power-awareness for electronic systems have been important design issues in hardware and software implementations. We consider the scheduling of periodic ha...
Jian-Jia Chen, Tei-Wei Kuo
ICECCS
2008
IEEE
203views Hardware» more  ICECCS 2008»
16 years 1 months ago
Using AADL to Model a Protocol Stack
In recent trends, the Architecture Analysis and Design Language (AADL) has received increasing attention from safety-critical software development industries. Specific about the A...
Didier Delanote, Stefan Van Baelen, Wouter Joosen,...
ISCAS
2008
IEEE
141views Hardware» more  ISCAS 2008»
16 years 1 months ago
Reduced Z-datapath Cordic Rotator
In this article we propose a novel scheme based on virtually scaling-free COordinate Rotation DIgital Computer (CORDIC) algorithm to design a hardware efficient CORDIC rotator. Fo...
Koushik Maharatna, Karim El-Shabrawy, Bashir M. Al...
DATE
2006
IEEE
352views Hardware» more  DATE 2006»
16 years 24 days ago
Fast-prototyping using the BTnode platform
The BTnode platform is a versatile and flexible platform for functional prototyping of ad hoc and sensor networks. Based on an Atmel microcontroller, a Bluetooth radio and a low-...
Jan Beutel