2945 search results - page 265 / 589 » Designing and Implementing Malicious Hardware |
157
click to vote
ERSA
2009
15 years 4 months ago
2009
We present the architecture and programming model for MORA, a coarse-grained reconfigurable processor aimed at multimedia applications. The MORA architecure is a MIMD machine consi...
183
Voted
CODES
2006
IEEE
16 years 24 days ago
2006
IEEE
In this paper, we present a methodology for designing a pipeline of accelerators for an application. The application is modeled using sequential C language with simple stylization...
199
click to vote
DATE
2005
IEEE
16 years 10 days ago
2005
IEEE
Importance of addressing soft errors in both safety critical applications and commercial consumer products is increasing, mainly due to ever shrinking geometries, higher-density c...
206
click to vote
FSE
1997
Springer
15 years 11 months ago
1997
Springer
We propose secret-key cryptosystems MISTY1 and MISTY2, which are block ciphers with a 128-bit key, a 64-bit block and a variable number of rounds. MISTY is a generic name for MISTY...
168
click to vote
FCCM
2006
IEEE
16 years 24 days ago
2006
IEEE
Recently, platform FPGAs that integrate sequential processors with a spatial fabric have become prevalent. While these hybrid architectures ease the burden of integrating sequenti...