Sciweavers

2945 search results - page 248 / 589
» Designing and Implementing Malicious Hardware
Sort
View
SRDS
2003
IEEE
15 years 12 months ago
Transparent Fault-Tolerant Java Virtual Machine
Replication is one of the prominent approaches for obtaining fault tolerance. Implementing replication on commodity hardware and in a transparent fashion, i.e., without changing t...
Roy Friedman, Alon Kama
ASPDAC
2004
ACM
109views Hardware» more  ASPDAC 2004»
16 years 4 days ago
Resource-constrained low-power bus encoding with crosstalk delay elimination
— In deep-submicron (DSM) technology, minimizing power consumption of a bus is one of the most important design objectives in embedded system-on-chip (SoC) design. In this paper,...
Meeyoung Cha, Chun-Gi Lyuh, Taewhan Kim
ICCD
2006
IEEE
117views Hardware» more  ICCD 2006»
16 years 3 months ago
System-Level Energy Modeling for Heterogeneous Reconfigurable Chip Multiprocessors
—Field-Programmable Gate Array (FPGA) technology is characterized by continuous improvements that provide new opportunities in system design. Multiprocessors-ona-Programmable-Chi...
Xiaofang Wang, Sotirios G. Ziavras
EUROCAST
2001
Springer
106views Hardware» more  EUROCAST 2001»
15 years 11 months ago
On CAST.FSM Computation of Hierarchical Multi-layer Networks of Automata
CAST.FSM denotes a CAST tool which has been developed at the Institute of Systems Science at the University of Linz during the years 1986-1993. The first version of CAST.FSM was i...
Michael Affenzeller, Franz Pichler, Rudolf Mittelm...
ISQED
2003
IEEE
96views Hardware» more  ISQED 2003»
15 years 12 months ago
Impact of Interoperability on CAD-IP Reuse: An Academic Viewpoint
Mind-boggling complexity of EDA tools necessitates reuse of intellectual property in any large-scale commercial or academic operation. However, due to the nature of software, a to...
Andrew B. Kahng, Igor L. Markov