Sciweavers

2945 search results - page 246 / 589
» Designing and Implementing Malicious Hardware
Sort
View
ARC
2007
Springer
116views Hardware» more  ARC 2007»
16 years 27 days ago
Systematic Customization of On-Chip Crossbar Interconnects
Abstract. In this paper, we present a systematic design and implementation of reconfigurable interconnects on demand. The proposed on-chip interconnection network provides identic...
Jae Young Hur, Todor Stefanov, Stephan Wong, Stama...
ICCAD
2006
IEEE
146views Hardware» more  ICCAD 2006»
16 years 22 days ago
Cost-aware synthesis of asynchronous circuits based on partial acknowledgement
Designing asynchronous circuits by reusing existing synchronous tools has become a promising solution to the problem of poor CAD support in asynchronous world. A straightforward w...
Yu Zhou, Danil Sokolov, Alexandre Yakovlev
DATE
2003
IEEE
108views Hardware» more  DATE 2003»
15 years 12 months ago
Comparing Analytical Modeling with Simulation for Network Processors: A Case Study
Programming network processors remains an art due to the variety of different network processor architectures and due to little support to reason and explore implementations on su...
Matthias Gries, Chidamber Kulkarni, Christian Saue...
GECCO
2003
Springer
120views Optimization» more  GECCO 2003»
15 years 12 months ago
Multi-FPGA Systems Synthesis by Means of Evolutionary Computation
Abstract. Multi-FPGA systems (MFS) are used for a great variety of applications, for instance, dynamically re-configurable hardware applications, digital circuit emulation, and num...
José Ignacio Hidalgo, Francisco Ferná...
ASYNC
2002
IEEE
113views Hardware» more  ASYNC 2002»
15 years 11 months ago
A Dual-Mode Synchronous/Asynchronous CORDIC Processor
For application in a software defined radio a CORDIC processor has been developed that can operate both in synchronous and asynchronous mode. Each mode of operation has advantages...
Eckhard Grass, Bodhisatya Sarker, Koushik Maharatn...