Sciweavers

2945 search results - page 243 / 589
» Designing and Implementing Malicious Hardware
Sort
View
TIP
2008
141views more  TIP 2008»
15 years 6 months ago
Spatio-Spectral Color Filter Array Design for Optimal Image Recovery
Abstract--In digital imaging applications, data are typically obtained via a spatial subsampling procedure implemented as a color filter array--a physical construction whereby only...
Keigo Hirakawa, Patrick J. Wolfe
DATE
2006
IEEE
143views Hardware» more  DATE 2006»
16 years 23 days ago
A coverage metric for the validation of interacting processes
We present a coverage metric which evaluates the testing of a set of interacting concurrent processes. Existing behavioral coverage metrics focus almost exclusively on the testing...
Ian G. Harris
CN
2002
91views more  CN 2002»
15 years 6 months ago
VERA: an extensible router architecture
We recognize two trends in router design: increasing pressure to extend the set of services provided by the router and increasing diversity in the hardware components used to cons...
Scott Karlin, Larry L. Peterson
DSD
2010
IEEE
162views Hardware» more  DSD 2010»
15 years 5 months ago
A Parallel for Loop Memory Template for a High Level Synthesis Compiler
—We propose a parametrized memory template for applications with parallel for loops. The template’s parameters reflect important trade-offs made during system design. The temp...
Craig Moore, Wim Meeus, Harald Devos, Dirk Strooba...
ICCD
2007
IEEE
133views Hardware» more  ICCD 2007»
16 years 3 months ago
System level power estimation methodology with H.264 decoder prediction IP case study
This paper presents a methodology to generate a hierarchy of power models for power estimation of custom hardware IP blocks, enabling a trade-off between power estimation accuracy...
Young-Hwan Park, Sudeep Pasricha, Fadi J. Kurdahi,...