Sciweavers

2945 search results - page 230 / 589
» Designing and Implementing Malicious Hardware
Sort
View
VLSID
2002
IEEE
138views VLSI» more  VLSID 2002»
16 years 7 months ago
ETAM++: Extended Transition Activity Measure for Low Power Address Bus Designs
Interconnection networks in Systems-On-Chip begin to have a non-negligible impact on the power consumption of a whole system. This is because of increasing inter-wire capacitances...
Haris Lekatsas, Jörg Henkel
EUROPAR
2009
Springer
16 years 1 months ago
Searching for Concurrent Design Patterns in Video Games
The transition to multicore architectures has dramatically underscored the necessity for parallelism in software. In particular, while new gaming consoles are by and large multicor...
Micah J. Best, Alexandra Fedorova, Ryan Dickie, An...
ACRI
2008
Springer
16 years 1 months ago
Automatic Design of FPGA Processor for the Backtracking of DNA Sequences Evolution Using Cellular Automata and Genetic Algorithm
In several cases, the DNA sequences of an organism are available in different stages of its evolution and it is desirable to reconstruct the DNA sequence in a previous evolution st...
Georgios Ch. Sirakoulis
ISCAS
2007
IEEE
84views Hardware» more  ISCAS 2007»
16 years 28 days ago
High Speed 1-bit Bypass Adder Design for Low Precision Additions
—In this paper, we propose a high speed adder which is adopted for our reconfigurable architecture called FleXilicon. To support sub-word parallelism, the FleXilicon architecture...
Jong-Suk Lee, Dong Sam Ha
EUROPAR
2004
Springer
16 years 1 days ago
Designing Parallel Operating Systems via Parallel Programming
Abstract. Ever-increasing demand for computing capability is driving the construction of ever-larger computer clusters, soon to be reaching tens of thousands of processors. Many fu...
Eitan Frachtenberg, Kei Davis, Fabrizio Petrini, J...