Sciweavers

2945 search results - page 200 / 589
» Designing and Implementing Malicious Hardware
Sort
View
ISCAS
2003
IEEE
98views Hardware» more  ISCAS 2003»
15 years 12 months ago
Dynamic operand transformation for low-power multiplier-accumulator design
: The design of portable battery-operated devices requires low-power computation circuits. This paper presents a new multiplier-accumulator (MAC) design approach, which in contrast...
Masayoshi Fujino, Vasily G. Moshnyaga
CORR
2008
Springer
57views Education» more  CORR 2008»
15 years 6 months ago
Square Complex Orthogonal Designs with Low PAPR and Signaling Complexity
Abstract--Space-Time Block Codes from square complex orthogonal designs (SCOD) have been extensively studied and most of the existing SCODs contain large number of zero. The zeros ...
Smarajit Das, B. Sundar Rajan
ICCAD
2010
IEEE
191views Hardware» more  ICCAD 2010»
15 years 12 days ago
Current Shaping and Multi-thread Activation for Fast and Reliable Power Mode Transition in Multicore Designs
Power gating has been widely adopted in multicore designs. The design of fast and reliable power mode transition for per-core power gating remains a challenging problem. This paper...
Hao Xu Ranga Vemuri Wen-Ben Jone
ISCAS
2007
IEEE
133views Hardware» more  ISCAS 2007»
16 years 26 days ago
Design of a Massively Parallel Vision Processor based on Multi-SIMD Architecture
— Increasing demands for robust image recognition systems require vision processors not only with enormous computational capacities but also with sufficient flexibility to hand...
Kota Yamaguchi, Yoshihiro Watanabe, Takashi Komuro...
ISCAS
2007
IEEE
165views Hardware» more  ISCAS 2007»
16 years 26 days ago
A 4-Bits Trimmed CMOS Bandgap Reference with an Improved Matching Modeling Design
—Component tolerances and mismatches due to process variations severely degrade the performance of bandgap reference (BGR) circuits. In this paper, we describe the design of a BG...
Juan Pablo Martinez Brito, Sergio Bampi, Hamilton ...