Sciweavers

2945 search results - page 182 / 589
» Designing and Implementing Malicious Hardware
Sort
View
WWW
2011
ACM
15 years 1 months ago
A middleware for securing mobile mashups
Mashups on traditional desktop devices are a well-known source of security risks. In this paper, we examine how these risks translate to mobile mashups and identify new risks caus...
Florent Batard, Karima Boudaoud, Michel Riveill
ECMDAFA
2010
Springer
138views Hardware» more  ECMDAFA 2010»
15 years 4 months ago
A UML 2.0 Profile to Model Block Cipher Algorithms
Abstract. Current mobile digital communication systems must implement rigorous operations to guarantee high levels of confidentiality and integrity during transmission of critical ...
Tomás Balderas-Contreras, Gustavo Rodr&iacu...
DATE
2000
IEEE
140views Hardware» more  DATE 2000»
15 years 11 months ago
Resolution of Dynamic Memory Allocation and Pointers for the Behavioral Synthesis from C
-- One of the greatest challenges in C/C++-based design methodology is to efficiently map C/C++ models into hardware. Many of the networking and multimedia applications implemente...
Luc Séméria, Koichi Sato, Giovanni D...
ICCD
2004
IEEE
172views Hardware» more  ICCD 2004»
16 years 3 months ago
A Signal Integrity Test Bed for PCB Buses
Research in high-speed interconnect requires physical test to validate circuit models and design assumptions. At multi-Gbit/sec rates, physical implementations require custom circ...
Jihong Ren, Mark R. Greenstreet
CODES
2006
IEEE
15 years 10 months ago
A unified hardware/software runtime environment for FPGA-based reconfigurable computers using BORPH
This paper presents a hw/sw codesign methodology based on BORPH, an operating system designed for FPGA-based reconfigurable computers (RC's). By providing native kernel suppo...
Hayden Kwok-Hay So, Artem Tkachenko, Robert W. Bro...