Sciweavers

2945 search results - page 175 / 589
» Designing and Implementing Malicious Hardware
Sort
View
COMPSEC
2010
93views more  COMPSEC 2010»
15 years 5 months ago
A secure peer-to-peer backup service keeping great autonomy while under the supervision of a provider
Making backup is so cumbersome and expensive that individuals hardly ever backup their data and companies usually duplicate their data into a secondary server. This paper proposes...
Houssem Jarraya, Maryline Laurent
MICRO
2010
IEEE
159views Hardware» more  MICRO 2010»
15 years 4 months ago
Fractal Coherence: Scalably Verifiable Cache Coherence
We propose an architectural design methodology for designing formally verifiable cache coherence protocols, called Fractal Coherence. Properly designed to be fractal in behavior, t...
Meng Zhang, Alvin R. Lebeck, Daniel J. Sorin
FPL
2004
Springer
103views Hardware» more  FPL 2004»
15 years 12 months ago
Automating Optimized Table-with-Polynomial Function Evaluation for FPGAs
Abstract. Function evaluation is at the core of many compute-intensive applications which perform well on reconfigurable platforms. Yet, in order to implement function evaluation ...
Dong-U Lee, Oskar Mencer, David J. Pearce, Wayne L...
DSD
2009
IEEE
145views Hardware» more  DSD 2009»
16 years 1 months ago
High Performance Image Processing on a Massively Parallel Processor Array
Multicore and manycore processors are the new wave of computing, offering high performance by using large numbers of simple processors. In this paper, we describe the implementati...
Roberto R. Osorio, Cesar Diaz-Resco, Javier D. Bru...
DATE
2004
IEEE
126views Hardware» more  DATE 2004»
15 years 10 months ago
GRAAL - A Development Framework for Embedded Graphics Accelerators
This paper presents a versatile hardware/software cosimulation and co-design environment for embedded 3D graphics accelerators. The GRAphics AcceLerator design exploration framewo...
Dan Crisu, Sorin Cotofana, Stamatis Vassiliadis, P...