Sciweavers

2945 search results - page 174 / 589
» Designing and Implementing Malicious Hardware
Sort
View
ASYNC
2004
IEEE
107views Hardware» more  ASYNC 2004»
15 years 10 months ago
A Fast and Energy-Efficient Stack
We present some novel hardware implementations of a stack. All designs are clockless, fast, and energy efficient, while occupying modest area. We implemented a 42-place stack chip...
Jo C. Ebergen, Daniel Finchelstein, Russell Kao, J...
DATE
2007
IEEE
125views Hardware» more  DATE 2007»
16 years 27 days ago
Simulation platform for UHF RFID
1 Developing modern integrated and embedded systems require well-designed processes to ensure flexibility and independency. These features are related to exchangeability of hardw...
Vojtech Derbek, Christian Steger, Reinhold Weiss, ...
ACSD
2006
IEEE
148views Hardware» more  ACSD 2006»
16 years 19 days ago
Functional Model Exploration for Multimedia Applications via Algebraic Operators
An optimized functional design space exploration method for multimedia applications is proposed. The basis of the method is a way of representing the dependency and the concurrenc...
Shinjiro Kakita, Yosinori Watanabe, Douglas Densmo...
FPL
1995
Springer
152views Hardware» more  FPL 1995»
15 years 10 months ago
Compiling Ruby into FPGAs
This paper presents an overview of a prototype hardware compiler which compiles a design expressed in the Ruby language into FPGAs. The features of two important modules, the re ne...
Shaori Guo, Wayne Luk
INFOCOM
2006
IEEE
16 years 17 days ago
Eclipse Attacks on Overlay Networks: Threats and Defenses
Abstract— Overlay networks are widely used to deploy functionality at edge nodes without changing network routers. Each node in an overlay network maintains connections with a nu...
Atul Singh, Tsuen-Wan Ngan, Peter Druschel, Dan S....