Sciweavers

2945 search results - page 171 / 589
» Designing and Implementing Malicious Hardware
Sort
View
DATE
2005
IEEE
116views Hardware» more  DATE 2005»
16 years 5 days ago
FPGA based Agile Algorithm-On-Demand Co-Processor
With growing computational needs of many real-world applications, frequently changing specifications of standards, and the high design and NRE costs of ASICs, an algorithm-agile ...
Ramachandran Pradeep, S. Vinay, Sanjay Burman, V. ...
ZUM
2005
Springer
206views Formal Methods» more  ZUM 2005»
16 years 14 hour ago
Component Reuse in B Using ACL2
Abstract. We present a new methodology that permits to reuse an existing hardware component that has not been developed within the B framework while maintaining a correct design ...
Yann Zimmermann, Diana Toma
ISLPED
1998
ACM
83views Hardware» more  ISLPED 1998»
15 years 10 months ago
A three-port adiabatic register file suitable for embedded applications
Adiabatic logic promises extremely low power consumption for those applications where slower clock rates are acceptable. However, there have been very few adiabatic memory designs...
Stephan Avery, Marwan A. Jabri
ETS
2000
IEEE
116views Hardware» more  ETS 2000»
15 years 6 months ago
The NetAcademy as a Medium for Learning Communities
The purpose of this article is to illustrate the concept of the NetAcademy for the design and implementation of online learning communities as collaborative learning environments....
Sabine Seufert
SBCCI
2003
ACM
119views VLSI» more  SBCCI 2003»
15 years 11 months ago
Design and Prototyping of Direct Torque Control of Induction Motors in FPGAs
This work presents an implementation of a Direct Torque Control (DTC) strategy, which is used to control induction motors. Following a tendency in the research area, the algorithm...
Sandro Ferreira, Felipe Haffner, Luis Fernando Per...