2945 search results - page 168 / 589 » Designing and Implementing Malicious Hardware |
152
click to vote
ICECCS
1998
IEEE
15 years 10 months ago
1998
IEEE
All systems, regardless of how carefully they have been constructed, suffer failures. This paper focuses on developing a formal understanding of failure with respect to system imp...
170
click to vote
GLVLSI
2005
IEEE
16 years 4 days ago
2005
IEEE
This paper addresses a pipelined partial rolling (PPR) architecture for the AES encryption. The key technique is the PPR architecture, which is suitable for FPGA implementation. U...
167
click to vote
ASAP
2008
IEEE
16 years 1 months ago
2008
IEEE
Cooperative MIMO is a new technique that allows disjoint wireless communication nodes (e.g. wireless sensors) to form a virtual antenna array to increase bandwidth, reliability an...
169
click to vote
ISCA
2002
IEEE
15 years 11 months ago
2002
IEEE
Exponential growth in the number of on-chip transistors, coupled with reductions in voltage levels, makes each generation of microprocessors increasingly vulnerable to transient f...
161
click to vote
ICCAD
1999
IEEE
15 years 10 months ago
1999
IEEE
We give the first study of copy detection techniques for VLSI CAD applications; these techniques are complementary to previous watermarking-based IP protection methods in finding ...