Sciweavers

2945 search results - page 165 / 589
» Designing and Implementing Malicious Hardware
Sort
View
IJACTAICIT
2010
192views more  IJACTAICIT 2010»
15 years 3 months ago
Service Level Security using Expected Clandestine Figure for Corroboration of Web Service Consumer
In the e-age, internet and e-affairs are the composite blend of business process and technology; the organization must retain the state of computing system or risk malicious assau...
M. S. Saleem Basha
ICCAD
2003
IEEE
198views Hardware» more  ICCAD 2003»
16 years 3 months ago
A CAD Framework for Co-Design and Analysis of CMOS-SET Hybrid Integrated Circuits
This paper introduces a CAD framework for co-simulation of hybrid circuits containing CMOS and SET (Single Electron Transistor) devices. An improved analytical model for SET is al...
Santanu Mahapatra, Kaustav Banerjee, Florent Pegeo...
ISCAS
2008
IEEE
85views Hardware» more  ISCAS 2008»
16 years 28 days ago
Frame-parallel design strategy for high definition B-frame H.264/AVC encoder
High Definition (HD) H.264/AVC video compression is the emerging necessity on nowadays home entertainment environment and so on. However, Although B-frame coding scheme provides ...
Yi-Hau Chen, Tzu-Der Chuang, Yu-Han Chen, Chen-Han...
APCCAS
2006
IEEE
261views Hardware» more  APCCAS 2006»
15 years 8 months ago
A Grouped Fast Fourier Transform Algorithm Design For Selective Transformed Outputs
- In this paper, the grouped scheme is specially applied to compute the fast Fourier transform (FFT) when the portions of transformed outputs are calculated selectively. The groupe...
Chih-Peng Fan, Guo-An Su
ICCAD
2005
IEEE
100views Hardware» more  ICCAD 2005»
16 years 3 months ago
Performance-centering optimization for system-level analog design exploration
In this paper we propose a novel analog design optimization methodology to address two key aspects of top-down system-level design: (1) how to optimally compare and select analog ...
Xin Li, Jian Wang, Lawrence T. Pileggi, Tun-Shih C...