Sciweavers

2945 search results - page 157 / 589
» Designing and Implementing Malicious Hardware
Sort
View
ERSA
2010
182views Hardware» more  ERSA 2010»
15 years 4 months ago
Integrating Application Specification and Performance Prediction for Strategic Design-Space Exploration
Abstract--Modeling environments and performance prediction boost application productivity, but often lack integration into an efficient and comprehensive approach to strategic desi...
Brian Holland, Alan D. George, Herman Lam
DATE
2008
IEEE
82views Hardware» more  DATE 2008»
16 years 1 months ago
Variation tolerant NoC design by means of self-calibrating links
We present the implementation and analysis of a variation tolerant version of a switch-to-switch link in a NoC. The goal is to tolerate the effects of process variations on NoC ar...
Simone Medardoni, Marcello Lajolo, Davide Bertozzi
AES
2004
Springer
190views Cryptology» more  AES 2004»
15 years 12 months ago
Small Size, Low Power, Side Channel-Immune AES Coprocessor: Design and Synthesis Results
Abstract. When cryptosystems are being used in real life, hardware and software implementations themselves present a fruitful field for attacks. Side channel attacks exploit infor...
Elena Trichina, Tymur Korkishko, Kyung-Hee Lee
DATE
2010
IEEE
131views Hardware» more  DATE 2010»
15 years 11 months ago
Ultra-low power mixed-signal design platform using subthreshold source-coupled circuits
Abstract—This article discusses system-level techniques to optimize the power-performance trade-off in subthreshold circuits and presents a uniform platform for implementing ultr...
Armin Tajalli, Yusuf Leblebici
DATE
2002
IEEE
146views Hardware» more  DATE 2002»
15 years 11 months ago
Automatic Generation of Fast Timed Simulation Models for Operating Systems in SoC Design
To enable fast and accurate evaluation of HW/SW implementation choices of on-chip communication, we present a method to automatically generate timed OS simulation models. The meth...
Sungjoo Yoo, Gabriela Nicolescu, Lovic Gauthier, A...