2945 search results - page 154 / 589 » Designing and Implementing Malicious Hardware |
133
click to vote
DATE
2010
IEEE
15 years 11 months ago
2010
IEEE
We present a Pareto efficient design method for multi-dimensional optimization of run-time reconfigurable streaming applications on CPU/FPGA platforms, which automatically allocate...
170
click to vote
EH
2000
IEEE
15 years 10 months ago
2000
IEEE
The differences between electronics design through artificial evolution and through conventional methods have the consequence that evolved circuits may take unusual leverage from ...
159
click to vote
ISQED
2009
IEEE
16 years 1 months ago
2009
IEEE
- Designing a power-gating structure with high performance in the active mode and low leakage and short wakeup time during standby mode is an important and challenging task. This p...
157
click to vote
DATE
2009
IEEE
16 years 1 months ago
2009
IEEE
Abstract—As flash memory became popular over various platforms, there is a strong demand on the performance degradation problem, due to the special characteristics of flash mem...
166
click to vote
SIGCOMM
2009
ACM
16 years 1 months ago
2009
ACM
Custom packet processing functionality in routers is one of the key characteristics of next-generation Internet architectures. Network services have been proposed as an abstractio...