2945 search results - page 152 / 589 » Designing and Implementing Malicious Hardware |
164
click to vote
DELTA
2006
IEEE
15 years 10 months ago
2006
IEEE
The mapping of image processing algorithms to hardware is complicated by several hardware constraints including limited processing time, limited access to data and limited resourc...
185
click to vote
DATE
2005
IEEE
16 years 4 days ago
2005
IEEE
We present a complete top-down design of a low-power multi-channel clock recovery circuit based on gated current-controlled oscillators. The flow includes several tools and method...
187
click to vote
FPL
2005
Springer
16 years 1 days ago
2005
Springer
Abstract. We propose CUSTARD — CUStomisable Threaded ARchitecture — a soft processor design space that combines support for multiple hardware threads and automatically generate...
172
click to vote
ICCD
2007
IEEE
16 years 3 months ago
2007
IEEE
Hybrid nanoelectronics are emerging as one viable option to sustain the Moore’s Law after the CMOS scaling limit is reached. One main design challenge in hybrid nanoelectronics ...
156
click to vote
ICCD
2001
IEEE
16 years 3 months ago
2001
IEEE
Lowering power consumption in microprocessors, whether used in portables or not, has now become one of the most critical design concerns. On-chip cache memories tend to occupy dom...