Sciweavers

2945 search results - page 150 / 589
» Designing and Implementing Malicious Hardware
Sort
View
ICS
2001
Tsinghua U.
15 years 11 months ago
Integrating superscalar processor components to implement register caching
A large logical register file is important to allow effective compiler transformations or to provide a windowed space of registers to allow fast function calls. Unfortunately, a l...
Matt Postiff, David Greene, Steven E. Raasch, Trev...
ISMAR
2006
IEEE
16 years 16 days ago
Implementation of god-like interaction techniques for supporting collaboration between outdoor AR and indoor tabletop users
This paper presents a new interaction metaphor we have termed “god-like interaction”. This is a metaphor for improved communication of situational and navigational information...
Aaron Stafford, Wayne Piekarski, Bruce H. Thomas
ICCAD
2003
IEEE
138views Hardware» more  ICCAD 2003»
16 years 3 months ago
Multi-Million Gate FPGA Physical Design Challenges
The recent past has seen a tremendous increase in the size of design circuits that can be implemented in a single FPGA. These large design sizes significantly impact cycle time du...
Maogang Wang, Abhishek Ranjan, Salil Raje
ASPDAC
1998
ACM
97views Hardware» more  ASPDAC 1998»
15 years 10 months ago
A Novel Design Assistant for Analog Circuits
 This paper presents a new design assistant for analog integrated circuits. The interactive tool is implemented in the Design Framework II of Cadence and supports the designer d...
Markus Wolf, Ulrich Kleine, Frédéric...
DATE
2008
IEEE
100views Hardware» more  DATE 2008»
16 years 29 days ago
A Mapping Framework for Guided Design Space Exploration of Heterogeneous MP-SoCs
When designing heterogeneous MP-SoCs designers have to take into account various objectives such as power, die size, flexibility, performance or programmability. But to be able t...
Bastian Ristau, Torsten Limberg, Gerhard Fettweis