Sciweavers

4394 search results - page 679 / 879
» Designing agent chips
Sort
View
NOCS
2007
IEEE
16 years 20 days ago
The Power of Priority: NoC Based Distributed Cache Coherency
The paper introduces Network-on-Chip (NoC) design methodology and low cost mechanisms for supporting efficient cache access and cache coherency in future high-performance Chip Mul...
Evgeny Bolotin, Zvika Guz, Israel Cidon, Ran Ginos...
DSD
2002
IEEE
96views Hardware» more  DSD 2002»
15 years 11 months ago
Networks on Silicon: Blessing or Nightmare?
Continuing VLSI technology scaling raises several deep submicron (DSM) problems like relatively slow interconnect, power dissipation and distribution, and signal integrity. Those ...
Paul Wielage, Kees G. W. Goossens
IUI
2006
ACM
16 years 11 days ago
A goal-oriented interface to consumer electronics using planning and commonsense reasoning
We are reaching a crisis with design of user interfaces for consumer electronics. Flashing 12:00 time indicators, push-andhold buttons, and interminable modes and menus are all sy...
Henry Lieberman, José H. Espinosa
ATAL
2004
Springer
15 years 11 months ago
A Study of Limited-Precision, Incremental Elicitation in Auctions
We investigate the design of iterative, limited-precision mechanisms for single-good auctions with dominant strategy equilibria. Our aim is to design mechanisms that minimize the ...
Alexander Kress, Craig Boutilier
ICCSA
2010
Springer
15 years 11 months ago
Geospatial Analysis of Cooperative Works on Asymmetric Information Environment
In the so-called Information-Explosion Era, astronomical amount of information is ubiquitously produced and digitally stored. It is getting more and more convenient for cooperative...
Tetsuya Kusuda, Tetsuro Ogi