4394 search results - page 647 / 879 » Designing agent chips |
165
click to vote
DATE
2008
IEEE
16 years 28 days ago
2008
IEEE
We present a novel methodology for design space exploration using a two-steps scheme to optimize the number of virtual channel buffers (buffers take the premier share of the route...
178
click to vote
ISCA
2007
IEEE
16 years 23 days ago
2007
IEEE
Due to wire delay scalability and bandwidth limitations inherent in shared buses and dedicated links, packet-switched on-chip interconnection networks are fast emerging as the per...
154
click to vote
ISLPED
2005
ACM
16 years 20 hour ago
2005
ACM
Off-Chip buses constitute a significant portion of the total system power in embedded systems. Past research has focused on encoding contiguous bit positions in data values to red...
155
click to vote
CASES
2004
ACM
15 years 12 months ago
2004
ACM
As on-chip networks become prevalent in multiprocessor systemson-a-chip and multi-core processors, they will be an integral part of the design flow of such systems. With power in...
186
click to vote
CODES
2009
IEEE
15 years 10 months ago
2009
IEEE
Field Programmable Gate Arrays (FPGAs) have long held the promise of allowing designers to create systems with performance levels close to custom circuits but with a softwarelike ...