4394 search results - page 637 / 879 » Designing agent chips |
143
click to vote
ASPDAC
2007
ACM
15 years 10 months ago
2007
ACM
Abstract-- Process scaling and higher leakage power have resulted in increased power densities and elevated die temperatures. Due to the interdependence of temperature and leakage ...
173
click to vote
ASPDAC
2007
ACM
15 years 10 months ago
2007
ACM
Abstract-- This paper introduces a new concept of floorplanning and block placement, called structured placement. Regularity is a key criterion of structured placement so that plac...
170
click to vote
DATE
2004
IEEE
15 years 10 months ago
2004
IEEE
Future Systems-on-Chips will include multiple heterogeneous processing units, with complex data-dependent shared resource access patterns dictating the performance of a design. Cu...
152
click to vote
DELTA
2004
IEEE
15 years 10 months ago
2004
IEEE
Manufacturing test of chips made of multiple IP cores requires different techniques if ATE is used. As scan chains are commonly used as access paths to the DUT, ATE architectures ...
181
click to vote
DSD
2004
IEEE
15 years 10 months ago
2004
IEEE
Validation of programmable architectures, consisting of processor cores, coprocessors, and memory subsystems, is one of the major bottlenecks in current Systemon-Chip design metho...