4394 search results - page 628 / 879 » Designing agent chips |
155
click to vote
DATE
2005
IEEE
16 years 3 days ago
2005
IEEE
Overheating has been acknowledged as a major issue in testing complex SOCs. Several power constrained system-level DFT solutions (power constrained test scheduling) have recently ...
195
click to vote
DFT
2005
IEEE
16 years 3 days ago
2005
IEEE
Defect and fault tolerance is being studied in a 3D Heterogeneous Sensor using a stacked chip with sensors located on the top plane, and inter-plane vias connecting these to other...
147
click to vote
GLVLSI
2005
IEEE
16 years 3 days ago
2005
IEEE
The ever-increasing number of transistors on a chip has resulted in very large scale integration (VLSI) systems whose performance and manufacturing costs are driven by on-chip wir...
155
click to vote
IEEEPACT
2005
IEEE
16 years 2 days ago
2005
IEEE
In this paper we compare the performance of area equivalent small, medium, and large-scale multithreaded chip multiprocessors (CMTs) using throughput-oriented applications. We use...
195
click to vote
INFOCOM
2005
IEEE
16 years 2 days ago
2005
IEEE
Packet Classification (PC) has been a critical data path function for many emerging networking applications. An interesting approach is the use of TCAM to achieve deterministic, hi...