Sciweavers

4394 search results - page 626 / 879
» Designing agent chips
Sort
View
CP
2007
Springer
16 years 20 days ago
Scheduling Conditional Task Graphs
The increasing levels of system integration in Multi-Processor System-on-Chips (MPSoCs) emphasize the need for new design flows for efficient mapping of multi-task applications o...
Michele Lombardi, Michela Milano
AICT
2006
IEEE
142views Communications» more  AICT 2006»
16 years 17 days ago
An Inter-Piconet Scheduling Algorithm for Bluetooth Scatternets
Bluetooth is a wireless specification delivering short-range radio communication between electronic devices that are equipped with specialized Bluetooth chips. It lets nearly all ...
Suman Saha, Mitsuji Matsumoto
APCCAS
2006
IEEE
258views Hardware» more  APCCAS 2006»
16 years 17 days ago
A 12-bit CMOS Current Steering D/A Converter for Embedded Systems
Abstract - This paper describes the design of a 12-bit digital-to-analog converter for a wireline modem chip implemented in a 0.13tm digital CMOS technology. Transistor-level simul...
Jesús Ruiz-Amaya, Manuel Delgado-Restituto,...
IEEEPACT
2006
IEEE
16 years 16 days ago
Branch predictor guided instruction decoding
Fast instruction decoding is a challenge for the design of CISC microprocessors. A well-known solution to overcome this problem is using a trace cache. It stores and fetches alrea...
Oliverio J. Santana, Ayose Falcón, Alex Ram...
IPPS
2006
IEEE
16 years 16 days ago
Helper thread prefetching for loosely-coupled multiprocessor systems
This paper presents a helper thread prefetching scheme that is designed to work on loosely-coupled processors, such as in a standard chip multi-processor (CMP) system and in an in...
Changhee Jung, Daeseob Lim, Jaejin Lee, Yan Solihi...