4394 search results - page 625 / 879 » Designing agent chips |
149
click to vote
SIES
2008
IEEE
16 years 26 days ago
2008
IEEE
—Chip multiprocessing design is an emerging trend for embedded systems. In this paper, we introduce a Java multiprocessor system-on-chip called JopCMP. It is a symmetric shared-m...
166
click to vote
GLVLSI
2007
IEEE
16 years 25 days ago
2007
IEEE
A PAL-based logic block is the core of great majority of contemporary CPLD devices. The purpose of the paper is to present a new approach to multi-level synthesis for PAL-based CP...
167
click to vote
ISVLSI
2007
IEEE
16 years 23 days ago
2007
IEEE
In sub-90nm technologies, more frequent hard faults pose a serious burden on processor design and yield control. In addition to manufacturing-time chip repair schemes, microarchit...
181
click to vote
MICRO
2007
IEEE
16 years 23 days ago
2007
IEEE
In deep sub-micron ICs, growing amounts of ondie memory and scaling effects make embedded memories increasingly vulnerable to reliability and yield problems. As scaling progresses...
212
click to vote
NOCS
2007
IEEE
16 years 23 days ago
2007
IEEE
Network-on-Chip (NoC) architectures have a wide variety of parameters that can be adapted to the designer’s requirements. Fast exploration of this parameter space is only possib...