4394 search results - page 589 / 879 » Designing agent chips |
166
click to vote
IPPS
1999
IEEE
15 years 10 months ago
1999
IEEE
An e cient implementations of the main building block in the RSA cryptographic scheme is achieved by mapping a bit-level systolic array for modular exponentiation onto Xilinx FPGAs...
179
click to vote
GLVLSI
1998
IEEE
15 years 10 months ago
1998
IEEE
With the increased clock frequency of modern, high-performance processors over 500 MHz, in some cases, limiting the power dissipation has become the most stringent design target. ...
186
click to vote
ICCAD
1997
IEEE
15 years 10 months ago
1997
IEEE
Traditional synthesis techniques optimize CMOS circuits in two phases i) logic minimization and ii) library mapping phase. Typically, the structures and the sizes of the gates in ...
173
click to vote
DAC
2010
ACM
15 years 10 months ago
2010
ACM
With the ever-increasing transistor variability in CMOS technology, it is essential to integrate variation-aware performance analysis into the task allocation and scheduling proce...
159
click to vote
ARCS
2006
Springer
15 years 10 months ago
2006
Springer
Today's FPGAs (Field Programmable Gate Arrays) are widely used, but not to their full potential. In Virtex series FPGAs from Xilinx a special feature, the dynamic and partial...