Sciweavers

4394 search results - page 586 / 879
» Designing agent chips
Sort
View
IPPS
2006
IEEE
16 years 17 days ago
FPGA implementation of a license plate recognition SoC using automatically generated streaming accelerators
Modern FPGA platforms provide the hardware and software infrastructure for building a bus-based System on Chip (SoC) that meet the applications requirements. The designer can cust...
Nikolaos Bellas, Sek M. Chai, Malcolm Dwyer, Dan L...
ASPLOS
2006
ACM
16 years 16 days ago
SecCMP: a secure chip-multiprocessor architecture
Security has been considered as an important issue in processor design. Most of the existing mechanisms address security and integrity issues caused by untrusted main memory in si...
Li Yang, Lu Peng
SAC
2006
ACM
16 years 15 days ago
Hardware/software 2D-3D backprojection on a SoPC platform
The reduction of image reconstruction time is needed to spread the use of PET for research and routine clinical practice. In this purpose, this article presents a hardware/softwar...
Nicolas Gac, Stéphane Mancini, Michel Desvi...
GLVLSI
2005
IEEE
120views VLSI» more  GLVLSI 2005»
16 years 5 days ago
3D module placement for congestion and power noise reduction
3D packaging via System-On-Package (SOP) is a viable alternative to System-On-Chip (SOC) to meet the rigorous requirements of today’s mixed signal system integration. In this wo...
Jacob R. Minz, Sung Kyu Lim, Cheng-Kok Koh
ISCAS
2005
IEEE
157views Hardware» more  ISCAS 2005»
16 years 4 days ago
High-efficiency power amplifier for wireless sensor networks
Abstract— We designed a high-efficiency class-E switchedmode power amplifier for a wireless networked micro-sensors system. In this system, where each sensor operates using a mic...
Devrim Yilmaz Aksin, Stefano Gregori, Franco Malob...