4394 search results - page 513 / 879 » Designing agent chips |
210
click to vote
IPPS
2003
IEEE
15 years 12 months ago
2003
IEEE
The efficient solution of large systems of linear equations represented by sparse matrices appears in many tasks. LU factorization followed by backward and forward substitutions i...
145
click to vote
ISCAS
2003
IEEE
15 years 12 months ago
2003
IEEE
A compact integrated CMOS circuit for temporal differentiation is presented. It consists of a high-gain inverting amplifier, an active non-linear transconductance and a capacitor...
162
click to vote
ISQED
2003
IEEE
15 years 12 months ago
2003
IEEE
An algorithm for mapping core terminals to System-On-a-Chip (SOC) I/O pins and scheduling tests in order to achieve costefficient concurrent test for core-based designs is present...
152
click to vote
ITC
2003
IEEE
15 years 12 months ago
2003
IEEE
A delay-locked loop (DLL) based built-in self test (BIST) circuit has been designed with a 0.18 µ m TSMC process (CM018) to test chip I/O speeds, specifically, the setup and hold...
154
click to vote
ASYNC
2002
IEEE
15 years 11 months ago
2002
IEEE
Events in self-timed rings can propagate evenly spaced or as bursts. By studying these phenomena, we obtain a better understanding of the underlying dynamics of self-timed pipelin...